Systems and Devices 1 Lec 5a : The Computer

Before we get started ...

Logic + Memory = Computer

Slide 2

ilide 4

- We have all the hardware elements needed to make a computer i.e. hardware DNA.
- BUT, how do we take these components and configure them to execute a program?
 - That final spark of life.
- Need to consider how we will represent a program in memory, how the instructions used are encoded and how these will be processed by the hardware.

University of York : M Freeman 2021

University of York : M Freeman 2021

Simplified Computer Architecture

 Program : the sequence of instructions stored in memory required to solve a specified problem

Slide 1

Slide 3

- Hardware architecture required to process instructions
 - Load / store data
 - Perform arithmetic functions ...



Computer Analogy



Computer Analogy Control Unit OOKBOO OOKBOO 2 FLOUR Data Processing Local Storage Instruction Memory Computer Computer Computer architecture • Computer architecture

Slide 6

Slide 8

2 memories, 1 control unit and 1 data processing unit University of York : M Freeman 2021

Computer Analogy



2 memories, 1 control unit and 1 data processing unit University of York : M Freeman 2021

Slide 7

Slide 5

Computer Analogy



Computer architecture ۲ Fetch : read instruction from cook book. University of York : M Freeman 2021

Computer Analogy



Computer architecture

Decode : understand instruction and get ingredients from store University of York : M Freeman 2021



What is an instruction?

 $10 \times 5 = 50$

• A computer is not hard-wired (fixed), but can be controlled by a sequence of selected instructions.

- Instruction : defines a function, input data and where the result should be stored
 - Made up of operands and an opcode
 University of York : M Freeman 2021

What is an instruction?



- A computer is not hard-wired (fixed), but can be controlled by a sequence of selected instructions.
 - Instruction : defines a function, input data and where the result should be stored
 - Made up of operands and an opcode
 University of York : M Freeman 2021

What is an instruction?



- A computer is not hard-wired (fixed), but can be controlled by a sequence of selected instructions.
 - Instruction : defines a function, input data and where the result should be stored
 - Made up of operands and an opcode University of York : M Freeman 2021

What is an instruction?



• A computer is not hard-wired (fixed), but can be controlled by a sequence of selected instructions.

- Instruction : defines a function, input data and where the result should be stored
 - Made up of operands and an opcode
 University of York : M Freeman 2021

Slide 15



- A computer is not hard-wired (fixed), but can be controlled by a sequence of selected instructions.
 - Instruction : defines a function, input data and where the result should be stored
 - Made up of operands and an opcode
 University of York : M Freeman 2021

What instructions do we need?

- Three main instruction groups
 - Move : read and write data to / from storage locations, registers (memory) ...
 - Load Store : move processed information around the machine.
 - Arithmetic : +, -, ×, ÷
 - Logic : AND, OR, XOR, NOT ...
 - Control

Slide 14

Slide 16

- Change the sequential flow of execution of operations within the machine.
- Addressing Modes
 - How operands are accessed and result stored
 - Implicit : implied by the opcode / architecture.
 - Immediate / literal : constant, value in instruction.
 - Absolute / Direct : address in memory, value in memory.

Slide 19

How do we represent instructions?

- Programming language classification
 - Machine code
 - Assembler code
 - High level code

How do we represent instructions?

- Programming language classification
 - Machine code

Slide 18

Slide 20

- Binary or hexadecimal representations
 - 0001 0000 0001 0001 (SimpleCPU add 17 to ACC)
- In general specific to a particular processor
- "Machine language, a pattern of bits, encoding machine operations"
- "The sequence of binary patterns that is executed by the hardware; the set of instructions that a computer's CPU can understand and obey directly without any translation"
- Assembler code
- High level code

University of York : M Freeman 2021

How do we represent instructions?

University of York : M Freeman 2021

- Programming language classification
 - Machine code
 - Assembler code
 - Textual representations
 - ADD 0x11 (SimpleCPU add 17 to ACC)
 - "A programming language that utilises symbols to represent operation codes and storage locations"
 - "Human readable notation for the machine language that a specific computer architecture uses, replacing raw binary patterns with symbols called mnemonics"
 - High level code

How do we represent instructions?

- Programming language classification
 - Machine code
 - Assembler code
 - High level code
 - Textual description
 - IF (A=B) THEN C = C + 1
 - "A programming language where each instruction corresponds to several machine code instructions"
 - "A high level programming language is more user friendly, to some extent platform independent, providing a layer of abstraction between the programmer and the low level hardware"

How are instructions stored?



• Von Neumann architecture : stored program computer

- Instructions and data stored in the same memory
- The processor is connected to memory using 3 buses:
 - Address Bus : ADDR(7:0)
 - Data Bus : DATA IN(15:0), DATA OUT(15:0)
 - Control Bus : RAM EN, RAM WR, ROM EN University of York : M Freeman 2021





Address Bus : ADDR(7:0)

Slide 22

lide 24

Identify the particular memory location, device or component that will be involved in a data transfer. The width *n* determines the number of locations (things) that can be identified i.e. 2ⁿ, if n=8 then 256 memory locations can be identified. addresses 0 - 255

University of York : M Freeman 2021



Address bus : 8bits, 256 locations, source IR or PC.

SimpleCPU v1a



Data Bus : DATA IN(15:0), DATA OUT(15:0)

- Information (data) that is to be transferred. The width n determines how fast data is transferred i.e. bits per second, typically matched to internal register width.
- However, smaller (to reduce IO pins) and larger (increase data bandwidth) widths are also common, architecture dependent.

SimpleCPU v1a



 Data-In bus : 16bits, destination IR or ALU Data-out bus : 16bits, source ACC

University of York : M Freeman 2021

SimpleCPU v1a



Control Bus : ROM_EN, RAM_EN, RAM_WR

Slide 26

Slide 28

- Synchronises the flow of information across the address and data buses. As a minimum the bus must inform the memory devices if the transaction is a read or a write operation.
- In a multi-master (multi-processor) system arbitration is required to determine who has access to these buses and at what times. University of York : M Freeman 2021



 Control bus : 3bits, enable memory devices, control memory transaction i.e. read or write.

SimpleCPU v1a



 We need to define the processor's instruction set The list of assembly language instructions supported by a processor (that can be performed by its architecture).

Instruction set

| | RT | L | ENCODING | ASSEMBLER |
|-----------|------|----------------|--------------------|-------------|
| Move KK | ACC | <- KK | 0000 XXXX KKKKKKKK | MOVE 0x01 |
| Add KK | ACC | <- ACC + KK | 0001 ХХХХ КККККККК | ADD 0x23 |
| Sub KK | ACC | <- ACC - KK | 0010 ХХХХ КККККККК | SUB 0x45 |
| And KK | ACC | <- ACC & KK | 0011 ХХХХ КККККККК | AND 0x67 |
| | | | | |
| Load AA | ACC | <- M[AA] | 0100 XXXX AAAAAAAA | LOAD 0x89 |
| Store AA | M[AA |] <- ACC | 0101 XXXX AAAAAAAA | STORE 0x89 |
| AddM AA | ACC | <- ACC + M[AA] | 0110 ΧΧΧΧ ΑΑΑΑΑΑΑΑ | ADDM 0xAB |
| SubM AA | ACC | <- ACC - M[AA] | 0111 ΧΧΧΧ ΑΑΑΑΑΑΑΑ | SUBM 0xAB |
| | | | | |
| JumpU AA | PC < | - AA | 1000 XXXX AAAAAAAA | JUMPU 0xCD |
| JumpZ AA | IF Z | =1 PC <- AA | 1001 XXXX АААААААА | JUMPZ 0xEF |
| | ELSE | PC <- PC + 1 | | |
| JumpNZ AA | IF Z | =0 PC <- AA | 1010 XXXX АААААААА | JUMPNZ 0xF0 |
| | ELSE | PC <- PC + 1 | | |

 Register Transfer Level (RTL) syntax, read "<-" as "updated with" KK=Constant, AA=Address, M[]=Memory, Z=Zero Flag University of York : M Freeman 2021

Type 00 : Immediate



• ADD 0x34 : add the value 0x34 to ACC

Slide 30

Slide 32

- SUB 0x56 : subtract value 0x56 from ACC
- AND 0x78 : bitwise AND ACC and value 0x78 ACC ← ACC & 0x78 University of York : M Freeman 2021

ACC \leftarrow ACC + 0x34 ACC \leftarrow ACC – 0x56

Slide 31

Type 01 : Absolute

| | 0 | | | | | Not used | | | | | | Operand | | | | |
|------------|---|---|---|---|---|----------|---|---|---|---|---|---------|---|---|---|---|
| LOAD 0x9A | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | A | A | A | A | A | A | A | A |
| STORE 0x9A | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | A | A | A | A | A | A | A | A |
| ADDM 0xBC | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | A | A | A | A | A | A | A | A |
| SUBM 0xCD | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | A | A | A | A | A | A | A | A |

- LOAD 0x9A : read memory address 0x9A store data in ACC ► ACC \leftarrow M[0x9A]
- STORE 0x9A : write ACC data to memory address 0x9A
 - ► M[0x9A] \leftarrow ACC
- ADDM 0xBC : add data stored in memory address 0xBC to ACC
 - ► ACC \leftarrow ACC + M[0xBC]
- SUBM 0xCD : sub data stored in memory address 0xCD from ACC ► ACC ← ACC - M[0xCD] University of York : M Freeman 2021

Type 10 : Direct

| | Opcode | | | | Not used | | | | Operand | | | | | | | |
|-------------|--------|---|---|---|----------|---|---|---|---------|---|---|---|---|---|---|---|
| JUMPU 0xDE | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A | A | A | A | A | A | A | A |
| JUMPZ 0xF0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | A | A | A | A | A | A | A | A |
| JUMPNZ 0xF0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | A | A | A | A | A | A | A | A |

- JUMPU 0xDE : update PC with address 0xDE $PC \leftarrow 0xDE$
- JUMPZ 0xF0 : if ACC=0 update PC with address 0xF0 else inc PC if Z PC \leftarrow 0xF0 else PC=PC+1
- JUMPNZ 0xF0 : if ACC!=0 update PC with address 0xF0 else inc PC if NZ PC \leftarrow 0xF0 else PC=PC+1

Machine level instructions

| 0000 | 0000 | 0000 | 0000 - | 0.,0000 |
|------|------|------|--------|---------|
| 0000 | 0000 | 0000 | 0000 - | 0x0000 |
| 0100 | 0000 | 1010 | 1010 = | 0x40AA |
| 0000 | 1111 | 1011 | 1011 = | 0x0FBB |
| 1000 | 0000 | 1100 | 1100 = | 0x80CC |
| 1111 | 1111 | 1111 | 1111 = | OxFFFF |

Quick Quizz

- What instructions do these binary patterns represent?
 - Two trick questions :)

University of York : M Freeman 2021

Worked Example : your first program

• Multiply 10 by 3

Slide 34

lide 36

- Multiplication by repeated addition
- Don't worry your second program is "Hello World"

START: Total = 0 Count = 3 WHILE Count!=0: Total=Total+10 Count=Count-1 END LOOP

- What is stored in memory locations :
 - 0x0D and 0x0E
 - 0x00 to 0x0C
- What are the operand values :
 - ▶ 0x00, 0x0D, 0x03, 0x0E, 0x0C ...

ount-1

MOVE 0x00 STORE 0x0D MOVE 0x03 STORE 0x0E LOOP: JUMPZ 0x0C SUB 0x01 STORE 0x0E LOAD 0x0D ADD 0x0A STORE 0x0D LOAD 0x0E JUMPU 0x04 END: STOP

START:

Slide 35

Slide 33

Assembler / Linker

| START: MOVE 0x00 STORE 0x0D MOVE 0x03 STORE 0x0E LOOP: JUMPZ 0x0C | Terminal - mike File Edit View Terminal Tabs Help mike@SAT-PRO ~/Documents/SYS Number of instructions : 13 Address range : 0 to 12 mike@SAT-PRO ~/Documents/SYS Success, memory image file m mike@SAT-PRO ~/Documents/SYS | <pre>SAT-PRO ~/Documents/SYS1 5 51 \$./simpleCPUv1a_as.py 51 \$./simpleCPUv1a_ld.py nemory.vhd generated for 51 \$</pre> | + - □ × -i mul -o code -i code code.mem |
|--|--|---|---|
| SUB 0x01 STORE 0x0E LOAD 0x0D ADD 0x0A STORE 0x0D LOAD 0x0E JUMPU 0x04 END: STOP | Convert assembly language into machine code to load into memory Python program | <pre>*code.dat × 1 0000 0000000000000000 2 0001 01010000000001101 3 0002 00000000000001110 5 0004 1001000000001110 5 0004 10010000000001100 6 0005 00100000000001 7 0006 0101000000000110 8 0007 010000000001101 9 0008 000100000001010</pre> | *tmp.asm × 1 000 MOVE 0x00 2 001 STORE 0x00 3 002 MOVE 0x03 4 003 STORE 0x0E 5 004 JUMPZ 0x0C 6 005 SUB 0x01 7 006 STORE 0x0E 8 007 LOAD 0x0D 9 008 ADD 0x0A |
| 1/2 | simpleCPUv1a_as.py simpleCPUv1a_ld.py | 10 0009 010100000001101 11 0010 010000000000 | 10 009 STORE 0x0D 11 010 LOAD 0x0E 12 011 JUMPU 0x04 13 012 JUMPU 12 14 |

Demo : SimpleCPU_v1a

University of York : M Freeman 2021

| START: |
|------------|
| MOVE 0x00 |
| STORE 0x0D |
| MOVE 0x03 |
| STORE 0x0E |
| LOOP: |
| JUMPZ 0x0C |
| SUB 0x01 |
| STORE 0x0E |
| LOAD 0x0D |
| ADD 0x0A |
| STORE 0x0D |
| LOAD 0x0E |
| JUMPU 0x04 |
| END: |
| STOP |



Using LED displays identify each instruction and its phases.

Fetch-Decode-Execute



University of York : M Freeman 2021

Whats happening in the CPU?



- Need to implement "house keeping" functions in hardware for Fetch – Decode – Execute cycle.
- Control when memory elements within the processor are updated e.g. IR, PC, ACC and RAM.

University of York : M Freeman 2021

Slide 39



- The operation of a computer can be described in terms of a collection of memory elements and the movement of data between them.
 - Within the CPU each instruction is broken down into a series of steps i.e. micro-instructions.
 - Micro-instructions are typically represented using register transfer level (RTL) descriptions.

University of York : M Freeman 2021

Whats happening in the CPU?

| simple * | eCPU | | | | | | | | | - 0 | × | move | | |
|-----------|--------|-------|---------------|--------|------------------|------------------|------------|-----------------|----------------------------------|------|---|--------------|-------------|------------------------|
| File Edi | lit Ma | Instr | Step by Micro | Backup | o one Instr | Backup one Micro | Start Over | Fetch sequence: | IR <- M[PC] IncPC DecodelR | | ĵ | Format I | mplement | ation |
| Data Hex | | • | | test1 | × | | Add | Dec - Da | ta Hex | * | - | instruction | u ac | |
| Registers | | | | 1 | start: move (| 0x00 | Mai | | | | | Lengt | h: 16 | Opcode 0x0 |
| Name | Width | | Data | 3 | store move | 0x0D 0x03 | | Addr | | Data | _ | | | |
| acc | 8 | 00 | | 5 | store | 0x0E | 0 | | 0000 | | Ê | 4 | 4 | 8 |
| addr | 8 | 00 | | 7 | 100p: | | 1 | | 500D | | | | | |
| iata | 8 | 00 | | 8 | jumpz sub 0: | end c01 | 2 | | 0003 | | | ор | nu | const |
| ir | 16 | 0000 | | 10 | store | 0x0E | 3 | | 500E | | | | | |
| c | 8 | 00 | | 12 | load (| xOD | 4 | | 900C | | | | | |
| status | 3 | 0 | | 13 | add 0: store | 60A 0×0D | 5 | | 2001 | | | To add field | ls, drag th | em in from the list of |
| | | | | 15 | load | DXOE | 6 | | 500E | | | fields on th | o right | |
| | | | | 16 | jumpu | loop | 7 | | 400D | | | Telus on un | e ngnu | |
| | | | | 18 | | | 8 | | 100A | | | To delete fi | elds, drag | them out away from the |
| | | | | 20 | stop | | 9 | | 500D | | | other fields | | |
| | | | | 21 | | | 10 | | 400E | | | | | |
| | | | | | | | 11 | | 8004 | | | Assembl | | |
| | | | | | | | 12 | | F000 | | | Assembl | у | |
| | | | | | | | 13 | | 0000 | | | | | |
| | | | | | | | 14 | | 0000 | | | c | р | const |
| | | | | | | | 15 | | 0000 | | ~ | | | |

- CPUSim : step through machine instruction phases
 - Micro-instructions

Slide 38

Slide 40

Slide 41

RTL



| EXAN | 1PLE | ES | | | |
|------|----------------|------|-----|-----|----|
| ACC | <- | ACC | + | 1 | |
| ACC | <- | IR(| 7:0 |)) | |
| ACC | <- | M[P0 | C] | | |
| M[IF | २ (7 : | :0)] | <- | - A | CC |
| | | | | | |

Slide 42

Quick Quizzz

 Write out the micro-instructions in RTL format for the FETCH cycle and DECODE / EXECUTE phases of the MOVE instruction.

University of York : M Freeman 2021

Demo: CPUSim



 Each machine level instruction is implemented by multiple micro-instructions
 University of York : M Freeman 2021

SimpleCPU v1a : MOVE



 Reset : pulse clear line, reset all DFF to 0 University of York : M Freeman 2021

SimpleCPU_v1a : MOVE



SimpleCPU_v1a : MOVE



SimpleCPU_v1a : MOVE



Execute : update ACC

Slide 48

University of York : M Freeman 2021

Slide 47

What if ...

Quick Quizzz

- Bad example :), nothing really changed in the processor, lets consider what will happen if:
 - MOVE 0x03 instruction is executed
- What will happen if the processor tries to run a program before it is loaded into memory i.e. all memory locations contain the value 0x0000?

Instruction Set Simulator

| 🧱 simple | CPU | | | | | - 🗆 × | load | | |
|-----------------------|-------------------|------------|---|-------------------------------|--|----------|--|---------------------------------------|--|
| File Ed | lit Mo Step by | v Instr | Backup one Instr Backup one Micro | Ĵ | Format In | mplement | tation | | |
| Data Hex Registers | | • | test1 × 1 start: 2 move 0x00 | Addr Dec | Data Hex | | Lengt | on h: 16 | Opcode 0x4 |
| Name | Width 8 | Data | 3 store 0x0D 4 move 0x03 5 store 0x0E 6 | Addr 3 | 500E | Data | 4 | 4 | 8 |
| data ir | 8 16 | 00 400D | 7 100p: 8 jumpz end 9 sub 0x01 10 store 0x0E | 4 5 6 | 2001 500E | | ор | nu | addr |
| pc status | 3 | 08 | 12 load 0x0D 13 add 0x0A 14 store 0x0D 15 load 0x0E 16 17 jumpu loop 18 19 end: 20 stop 21 | 7 8 9 10 11 12 | 400D 100A 500D 400E 8004 F000 | | To add field fields on the To delete fie other fields | ls, drag th e right. elds, drag | em in from the list of them out away from the |
| | | | | 14 | 0002 | | Assembly | y | |
| | | | | 16 17 18 | 0000 0000 0000 | ~ | 0 | р | addr |

LOAD: type 01 instruction, absolute addressing mode
 <u>Operands : ACC and IR(7:0)</u>

SimpleCPU_v1a : LOAD



 Fetch : get instruction stored at PC address University of York : M Freeman 2021

SimpleCPU_v1a : LOAD



Decode : inc PC, set MUX and ALU control lines University of York : M Freeman 2021

SimpleCPU v1a: LOAD



University of York : M Freeman 2021

SimpleCPU v1a: ADD



• Quick Quizzz

Can you step through the micro-instructions for the next instruction : ADD 0x0A?

Instruction Set Simulator

| 📰 simp | leCPU | | | | | - 🗆 🗙 | jumpu | | |
|----------|--------|-----------------------|--------------------------------------|--------------------|--------------------|-------|---------------|----------------|-----------------------|
| File | Edit M | lodify Execute Help | | | | | | | |
| Go | Step b | y Instr Step by Micro | Backup one Instr Backup one Micro St | art Over jump :: E | C <- IR(7:0) nd | | Format Ir | nplementa n | ition |
| Data | ex | • | test1 × | Addr Dec 👻 | Data Hex 💌 | | | 40 | |
| | | | 1 start: | | | · | Length | 1: 16 | Opcode 0x8 |
| Register | rs | | 3 store 0x0D | Main | | | | | |
| Name | 8 Widt | h Data 02 | 4 move 0x03 5 store 0x0E | Addr 7 | 400D | Pata | 4 | 4 | 8 |
| addr | 8 | 0E | 7 loop: | 8 | 100 A | | | _ | |
| data | 8 | 00 | 8 jumpz end 9 sub 0x01 | 9 | 500D | | ор | nu | addr |
| 1r | 16 | 8004 | 10 store 0x0E | 10 | 400E | | | | |
| pc | 8 | oc | 12 load 0x0D | 11 | 8004 | | | | |
| status | 3 | 0 | 13 add 0x0A 14 store 0x0D | 12 | F000 | | To add field | s drag the | m in from the list of |
| | | | 15 load 0x0E | 13 | A000 | | fields on the | unug unu | |
| | | | 16 17 jumpu loop | 14 | 0002 | | fields on the | e right. | |
| | | | 18 | 15 | 0000 | | To delete fie | elds, drag t | hem out away from the |
| | | | 20 stop | 16 | 0000 | | other fields. | | |
| | | | 21 | 17 | 0000 | | | | |
| | | | | 18 | 0000 | | | | |
| | | | | 19 | 0000 | | Assembly | | |
| | | | | 20 | 0000 | | | | |
| | | | | 21 | 0000 | | 0 | c | addr |
| | | | | 22 | 0000 | ~ | | | |
| _ | | | | I.c. | | | | | |

• JUMPU: type 10 instruction, direct addressing mode

Operands : IR(7:0)

University of York : M Freeman 2021

SimpleCPU_v1a : JUMPU



• Fetch : get instruction stored at PC address University of York : M Freeman 2021

SimpleCPU_v1a : JUMPU



SimpleCPU_v1a : JUMPU



SimpleCPU_v1a : Slid<u>e 8</u>

Pause To Consider

- What do instructions do?
 - (A) tells the processor what to do
 - Black box
 - (B) reconfigure hardware to perform a specified task
 - Set up data paths through processor connecting functional units to memory elements
 - Move data / variables
 - Configure general purpose processing units (ALU) to perform defined functions
 - Process data / variables



ilide 60

 Note: remember the Intel 4004. From one point of view software allows hardware to be reused / reconfigured to emulate more complex functionality e.g. multiplication.

University of York : M Freeman 2021

SimpleCPU_v1a





University of York : M Freeman 2021

Slide 59

Example : SimpleCPU_mul.zip

| Na | ame | e | Value | | 50 us | | | 150 us |
|----|-----|--------------|-------|------|-------------------------------------|---|---|------------|
| | 1. | clk | 1 | | | | | |
| | 1. | clr | 0 | | | | | |
| | 1. | clk | 1 | | | | | |
| | 1. | clr | 0 | | | | | |
| ► | 1 | data_in[15:0 | 0000 | 0000 | |)***()()(***(| C | 800c |
| ► | 0 | addr[7:0] | 0Ъ | 00 | 000000000000000000000000000000000 | XXXXXXXXXXX | 0 | 0c |
| ► | ō | data_out[15: | 0000 | 0000 | 0003 0 0002 0 0001 | 0) (0) | | 0000 |
| | 16 | ram_en | 0 | | | | | |
| | 1. | ram_wr | 0 | | | | | |
| | 1. | rom_en | 1 | | | | T | |
| ► | | acc[7:0] | 00 | 00 | <u>03 (02 (0a) 02 (01 (14 (01)</u> | 00 X 1e | | 00 |
| ► | | ir[15:0] | 400e | 0000 | 0000000000000000000000000000000000 | XXXXXXX | х | 800c |
| ► | | pc[7:0] | 0b | 00 | 0000000@v0000@v00000@v00 | X = X = X = X = X = X = X = X = X = X = | |) <u> </u> |
| | | | | | | | | |

- Simulation model of the SimpleCPU processor executing the program : 10 x 3 = 30
 - Run-time: approximately 140us at 10MHz

University of York : M Freeman 2021

Summary

Key concepts

- Fetch Decode Execute cycle
 - How an instruction is processed in the computer
 - What an instruction encodes : opcode, operands
 - How data is accessed, addressing modes : immediate, absolute, direct.
- How an instructions is represented
 - High level language, assembler and machine code
- How machine level instructions are implemented using a series of micro-instructions.