REG_16 Project Status (03/12/2025 - 21:24:28) | |||
Project File: | simpleCPU_v1a_vhd.xise | Parser Errors: | No Errors |
Module Name: | REG_16 | Implementation State: | Synthesized |
Target Device: | xc7a100t-3csg324 |
|
|
Product Version: | ISE 14.7 |
|
|
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: |
|
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | ||||||
Translation Report | ||||||
Map Report | ||||||
Place and Route Report | ||||||
CPLD Fitter Report (Text) | ||||||
Power Report | ||||||
Post-PAR Static Timing Report | ||||||
Bitgen Report |
Secondary Reports | [-] | ||
Report Name | Status | Generated |